feedback
Rate this webpage

Need
Support?


NB7L14M: Clock / Data Fanout Buffer / Translator, 2.5 V / 3.3 V, 1:4 Differential, 12 Gbps, with CML Outputs and Internal Termination

Overview
Specifications
Datasheet: 2.5V/3.3V, 10Gb/s Differential 1:4 Clock/Data Fanout Buffer/Translator with CML Outputs and Internal Termination
Rev. 6 (207.0kB)
»Показать данные по надёжности
»Показать химический состав
»Уведомление об обновлениях схем (5)
Product Overview
Описание продукта
The NB7L14M is a differential 1-to-4 clock/data distribution chip with internal source termination and CML output structure, optimized for low skew and minimal jitter. The device produces two identical output copies of clock or data operating up to 8 GHz or 12 Gb/s, respectively.

Inputs incorporate internal 50 Ohm termination resistors and accept NECL (Negative ECL), PECL (Positive ECL), CML, LVCMOS, LVTTL, or LVDS. Differential 16mA CML (Current Mode Logic) output provides matching 50 Ohm terminations, and 400 mV output swings when externally terminated, 50 Ohm to VCC.
Отличительные черты
 
  • Maximum Input Clock Frequency up to 8 GHz Typical
  • Maximum Input Data Rate up to 12Gb/s Typical
  • < 0.5 ps Maximum RMS Clock Jitter
  • < 10 ps Data Dependant Jitter
  • 30 ps Typical Rise & Fall Times
  • 110 ps Typical Propagation Delay
  • 6 ps Typical Within Device Skew
  • Operating Range: VCC = 2.375 V to 3.465 V with VEE = 0 V
  • CML Output Level (400 mV Peak-to-Peak Output)Differential Output Only
  • 50Ω Input and Output Termination Resistors
  • Functionally Compatible with Existing 2.5 V / 3.3V LVEL, LVEP, EP, and SG Devices
  • Pb-Free Packages are Available
Применения
  • SDH/SONET OC-3 to OC-48 Data Buffering
  • High Speed Precision Edge Clocking
Технические информацие
Статьи по применению (14) Типы корпусов (1)
Модели - Симуляция (1) Демонстрационные платы - справочники (1)
Спецификацие (1)  
Информация по демонстрационной плате
Продукт Состояние Compliance Короткое описание Поступок
NB7L14MMNGEVB Active
Pb-free
Differential Clock Evaluation Board
Наличие и образцы
Продукт
Состояние
Compliance
Описание
Корпус
MSL*
Контейнер
Бюджетная цена единицы
Тип
Размеры
Тип
Кол.
NB7L14MMNG Active
Pb-free
Halide free
Clock / Data Fanout Buffer / Translator, 2.5 V / 3.3 V, 1:4 Differential, 12 Gbps, with CML Outputs and Internal Termination QFN-16 485G-01 1 Tube 123 Contact Sales Office
NB7L14MMNR2G Active
Pb-free
Halide free
Clock / Data Fanout Buffer / Translator, 2.5 V / 3.3 V, 1:4 Differential, 12 Gbps, with CML Outputs and Internal Termination QFN-16 485G-01 1 Tape and Reel 3000 Contact Sales Office
* Уровень чувствительности компонента к влажности
Market Leadtime (weeks) : 2 to 4
Avnet   (2015-07-09) : <1K
Digikey   (2015-07-09) : <1K
FutureElectronics   (2015-07-09) : <100
Mouser   (2015-07-09) : <1K
ON Semiconductor   (2015-07-08) : 4,059
Market Leadtime (weeks) : 8 to 12
ON Semiconductor   (2015-07-08) : 6,000
Datasheet: 2.5V/3.3V, 10Gb/s Differential 1:4 Clock/Data Fanout Buffer/Translator with CML Outputs and Internal Termination
Rev. 6 (207.0kB)
»Показать данные по надёжности
»Показать химический состав
»Уведомление об обновлениях схем (5)
Product Overview

Product Compliance Status Description Type Channels Input / Output Ratio Input Level Output Level VCC Typ (V) tJitterRMS Typ (ps) tskew(o-o) Max (ps) tpd Typ (ns) tR & tF Max (ps) fmaxClock Typ (MHz) fmaxData Typ (Mbps) Package Type
 Pb-free 
 Halide free 
 Active     Clock / Data Fanout Buffer / Translator, 2.5 V / 3.3 V, 1:4 Differential, 12 Gbps, with CML Outputs and Internal Termination   Buffer   1   1:4 
 CML 
 CMOS 
 ECL 
 LVDS 
 TTL 
 CML 
 2.5 
 3.3 
 0.2   15   0.11   60   8000   12000   QFN-16 
 Pb-free 
 Halide free 
 Active     Clock / Data Fanout Buffer / Translator, 2.5 V / 3.3 V, 1:4 Differential, 12 Gbps, with CML Outputs and Internal Termination   Buffer   1   1:4 
 CML 
 CMOS 
 ECL 
 LVDS 
 TTL 
 CML 
 2.5 
 3.3 
 0.2   15   0.11   60   8000   12000   QFN-16 
Ранее просмотренные схемы
Очистить список

Новые микросхемы
 

NB3W800L  3.3 V, 100/133 MHz, Differential 1:8 Push-Pull Clock ZDB/Fanout Buffer for PCIe

  • Eight differential clock output Pairs @ 0.7 V
  • Meets DB800ZL performance requirements
  • Low−power NMOS push−pull HCSL compatible outputs